Skip to main content
Duke University Libraries
DukeSpace Scholarship by Duke Authors
  • Login
  • Ask
  • Menu
  • Login
  • Ask a Librarian
  • Search & Find
  • Using the Library
  • Research Support
  • Course Support
  • Libraries
  • About
View Item 
  •   DukeSpace
  • Duke Scholarly Works
  • Research and Writings
  • View Item
  •   DukeSpace
  • Duke Scholarly Works
  • Research and Writings
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Built-in Self-Test of High-Density and Realistic ILV Layouts in Monolithic 3D ICs

Thumbnail
View / Download
850.1 Kb
Authors
Chaudhuri, arjun
Banerjee, sanmitra
Kim, Jinwoo
Lim, Sung Kyu
Chakrabarty, Krishnendu
Repository Usage Stats
14
views
48
downloads
Abstract
Nano-scale inter-layer vias (ILVs) in monolithic 3D (M3D) ICs have enabled high-density vertical integration of logic and memory tiers with significant improvement in power, performance, and area (PPA) over 2D and 3D-stacked ICs. However, the sequential assembly of M3D tiers via wafer bonding is prone to variability in the immature fabrication process and manufacturing defects. The yield degradation due to ILV faults can be mitigated via dedicated test and diagnosis of ILVs using built-in self-test (BIST). Prior work has carried out fault localization for a regular one-dimensional placement of ILVs in the M3D layout where shorts are assumed to arise only between unidirectional ILVs. However, to minimize wirelength in M3D routing, ILVs may be irregularly placed by a place-and-route tool and shorts can also occur between an up-going ILV and a down-going ILV. To test and localize faults in realistic ILV layouts, we present a BIST framework that is optimized for test time and PPA overhead. We present a graph-theoretic approach for representing potential fault sites in the ILVs and carry out inductive fault analysis to drop non-critical sites. We describe a procedure for optimally assigning ILVs to the BIST pins and determining the BIST configuration for test-cost minimization. Evaluation results for M3D benchmark circuits demonstrate the effectiveness of the proposed framework.
Type
Report
Subject
Built-in self-test, inter-layer via, defect level, monolithic 3D, power-performance-area, defect graph, greedy algorithm, integer linear programming, first-fit bin packing
Permalink
https://hdl.handle.net/10161/24789
Citation
Chaudhuri, arjun; Banerjee, sanmitra; Kim, Jinwoo; Lim, Sung Kyu; & Chakrabarty, Krishnendu (n.d.). Built-in Self-Test of High-Density and Realistic ILV Layouts in Monolithic 3D ICs. Retrieved from https://hdl.handle.net/10161/24789.
Collections
  • Research and Writings
More Info
Show full item record

Material is made available in this collection at the direction of authors according to their understanding of their rights in that material. You may download and use these materials in any manner not prohibited by copyright or other applicable law.

Rights for Collection: Research and Writings


Works are deposited here by their authors, and represent their research and opinions, not that of Duke University. Some materials and descriptions may include offensive content. More info

Make Your Work Available Here

How to Deposit

Browse

All of DukeSpaceCommunities & CollectionsAuthorsTitlesTypesBy Issue DateDepartmentsAffiliations of Duke Author(s)SubjectsBy Submit DateThis CollectionAuthorsTitlesTypesBy Issue DateDepartmentsAffiliations of Duke Author(s)SubjectsBy Submit Date

My Account

LoginRegister

Statistics

View Usage Statistics
Duke University Libraries

Contact Us

411 Chapel Drive
Durham, NC 27708
(919) 660-5870
Perkins Library Service Desk

Digital Repositories at Duke

  • Report a problem with the repositories
  • About digital repositories at Duke
  • Accessibility Policy
  • Deaccession and DMCA Takedown Policy

TwitterFacebookYouTubeFlickrInstagramBlogs

Sign Up for Our Newsletter
  • Re-use & Attribution / Privacy
  • Harmful Language Statement
  • Support the Libraries
Duke University